

Form PTO-149 U.S. Patent and Trademark Office APR 01 2002 PATENT & TRADEMARK OFFICE SAC-SCB		Docket No. P01,0365	Serial No. 10/040,395				
		Applicant Yue et al					
		Filing Date January 7, 2002	Group Art Unit				
U.S. PATENT DOCUMENTS							
Examiner's Initials		Document Number	Date	Name	Class	Subclass	Filing Date If appropriate
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						
FOREIGN PATENT DOCUMENTS							
		Document Number	Date	Country	Class	Subclass	Translation
							Yes
	AL						
	AM						
	AN						
	AO						
	AP						
	AQ						
OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)							
<i>SRL</i>	AR	Analysis and Optimization of Accumulation-Mode Varactor for RF ICs - Soorapanth et al 1998 Symposium on VLSI Circuits Digest of Technical Papers, pp. 32-33, June 1998					
<i>SRL</i>	AS	UTSi CMOS: A Complete RF SOI Solution - Analog Integrated Circuits and Signal Processing, 25, 171-179, 2000 Kluwer Academic Publishers					
<i>SRL</i>	AT	Design of High-Q Varactors for Low-Power Wireless Applications Using a Standard CMOS Process - Porret et al - IEEE Journal of Solid-State Circuits, Vol. 35, No. 3, March 2000					
<i>SRL</i>	AU	A Metal-Oxide-Semiconductor Varactor - Svelto et al - IEEE Electron Device Letters, Vol. 20, No. 4 April 1999					
	AV						
Examiner	<i>Shoasuegawa</i>		Date Considered	<i>9-19-03</i>			
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							